Abstract: Electronic ballasts using a Controller Integrated Circuit (IC) and two FETs are more reliable than self-oscillating bipolar transistor solutions, however, they usually have higher cost and bigger size. This paper will introduce a new High Voltage IC (HVIC) and low cost power factor technologies that allow developing electronic ballasts with low cost and small size.
I , INTRODUCTION
in recent years electronic ballasts based on a controller IC and MOSFETs have become commonplace, thanks to their enhanced starting control, protection and superior reliability when compared with conventional selfoscillating bipolar transistor ballasts. Until now, however, self-oscillating transistor ballasts have had the edge in terms of size and component count. Recently this changed with the launch of International Rectifier's IR2520D high-voltage IC.
Here we look at this product and introduce new circuits and low cost power factor correction technologies that will dramatically simplify the development of lighting ballasts.
In this paper we will discuss 3 different circuits built around the IR2520D Ballast Control IC:
A . LOW Power Factor Ballast
This solution is suggested for low cost and small size applications such as integrated Compact Fluorescent Lamp (CFL) and small sizes ballasts. Limiting the maximum power to 25W the design does not need to conform to Total Harmonic Distortion (THD) and Power Factor (PF) requirements and this allows saving the Power Factor Correction (PFC) stage reducing the components count and maintaining a very small size. With this configuration the PF is around 0.5 and the THD 100%.
B. Active Power Factor Ballast
This solution is suggested for medium-/ high-end applications, Most applications need a regulated DC bus voltage, a high PF and low THD to conform to EN61000-3-2. The classical solution uses an additional PFC inductor, an additional FET and an additional PFC IC. This solution is the most complete and allows a very regulated bus voltage in a wide input range. With this configuration one can easily achieve PF higher than 0.9 and THD lower than 10%.
C. Passive Power Factor Ballast
This solution is suggested for low-end applications.
In some application can be desirable to have a regulated and boosted DC bus voltage and a high power factor, but the' classical solution using an additional inductor, an additional FET and an additional IC can he too expensive for the cost range of the product. The goal i s a tradeoff between performance and cost. By using a Passive Valley Fill configuration together with some frequency modulation it is possible to obtain THD < so%, PF> 0.85 and lamp crest factor around 1.7. This approach is very simple in nature but has many disadvantages including: DlAC or additional circuit required for starting, additional free-wheeling diodes required, operating frequencies determined by bipolar transistor storage time and toroid saturation (not easy to design, very dependent on tolerances in production and difficult to set the frequencies precisely), unreliable "always hot" Positive Temperature Coefficient thermistor used for preheat that often fails in the field, no protection against lamp non-strike or open filaments conditions, no smooth frequency ramping during ignition, capacitive mode operations, high crest factor in the lamp current. These drawbacks can result in high susceptibility to components and load tolerances, short lamp life andor catastrophic failure of ballast output stage components. Fig, 2 shows a typical ballast solution using'a ballast control IC and 2 FETs. The circuit is built around the ballast control IC IR222156 from IR. The solution provides enhanced starting control and superior reliability than self-oscillating solutions. Functions include lamp filaments preheat for a long lamp life, protection for lamp faults (lamp open filaments and failure to strike) and automatic restart after lamp replacement. However, the solution requires a 14-pin HVIC and a lot of external components (3 1 external components including 13 programmable components) resulting in higher costs and bigger size than the self-oscillating solution.
In the low cost CFL and linear fluorescent ballast market, the self-oscillating bipolar transistor solution is still more popular than a Ballast Control IC plus FETs solution due to lower cost, lower component count and smaller size than the equivalent IC plus FET-based solution. This approach has a lot of disadvantages. Using HVIC plus FETS allows overcoming these disadvantages but increases cost, size and component number, resulting in a product difficult to se11 in the low cost lighting market. The IR2520D has been designed to overcome the disadvantage of discrete self-oscillating solutions while maintaining low cost (lower than altemative IC plus FETs based solutions).
IR2520D INNOVATIONS
The IR2520D is intended for driving fluorescent lamps. The IC integrates all of the necessary functions for preheat, ignition and on-state operation of the lamp, plus lamp fault protection and low AC-line protection, together with a complete high-and low-side 600V half-bridge driver. Despite this high level of integrated functionality, the IR2520D has only eight pins and fits into a standard SO8 or DIPS package. Fig. 3 shows a block diagram of the IR2520D.
The goal in the IR2520D design has been to implement all of the functions needed in electronic ballasts with only 8 pins in order to minimize packaging costs. Considering that 2 pins are VCC and COM and 4 pins are needed for the oscillator, only 2 control pins are available. The protection needs are:
3) Shut-down for lamp open filaments During a lamp removal or filament failure, the lamp resonant tank will be interrupted causing the half-bridge output to go open circuit. This will cause capacitive switching (hardswitching) resulting in high peak MOSFET currents that can damage them. The ballast must shutdown before damage occurs.
4)
Shut-down for failure to strike or deactivated lamp During normal lamp ignition, the frequency sweeps through resonance and the output voltage increases across the resonant capacitor and lamp until the lamp ignites. If the lamp fails to ignite, the resonant capacitor voltage, the inductor voltage and inductor current will continue to increase until the inductor saturates or the output voltage exceeds the maximum voltage rating of the resonant capacitor or inductor. The ballast must shutdown before damage occurs.
) Low AC line and brownout protection
The ballast should restart automatically after a line brownout without the needs of resetting the mains to avoid leaving an entire building dark and to save maintenance cost.
To satisfy the control needs, the IR2520D uses the frequency sweep circuit showed in As for the protection needs, the challenge has been to detect over-current and hard switching without an additional Current Sensing (CSj pin. IR introduced the VS sensing circuit, the non Zero Voltage Switching (non-ZVS) protection and the current crest factor shutdown. The VS sensing circuit, the non-ZVS protection and the current crest factor shutdown circuits are showed in Fig. 5 . The IC uses the VS pin for over-current protection and to detect hard switching. The RDSon of the low-side MOSFET serves as the current-sensing resistor and VS serves as the current sensing pin on the IC. In this way, the IW520D eliminates the need for a high-precision current sensing resistor that is typically used to detect over current. An intemal 600V FET connects the VS pin to the VS sensing circuitry and allows for the VS pin to be measured during the time when pin LO is high, while withstanding the high DC bus voltage when VS is at the DC bus potential.
During run mode, if the voltage at the VS pin has not slewed entirely to COM during the dead-time such that there is voltage between the drain and source of the extemal lowside half-bridge MOSFET when LO turns-on, then the system is operating too close to, or, on the capacitive side of, resonance. The result is non-ZVS capacitive-made switching that causes high peak currents to flow in the half-bridge MOSFETs that can damage or destroy them. This can occur due to a lamp filament failure(s), lamp removal (open circuit), a dropping DC bus during a brown out or mains interrupt, lamp variations over time, or component variations. When non-ZVS is detected, the frequency will automatically increase to maintain ZVS. If ZVS cannot be achieved and VCO falls below 0.85V, the IC will enter Fault Mode and latch the LO and HO gate driver outputs 'low'.
During a mains brownout, when the mains voltage decreases, the resonant frequency increases, becoming close to the run frequency. This will cause non-ZVS. The IR2520D will detect non-ZVS and increase the run frequency to maintain ZVS. The system will work at a higher frequency (lower power) during low AC line conditions. The ballast will continue to work at the nominal power after the brownout.
During a lamp removal or filament failure, the lamp resonant tank will be interrupted causing the half-bridge output to go open circuit. This will cause capacitive switching (hard-switching) resulting in high peak MOSFET currents that can damage them. The IR2520D will increase the frequency in attempt to satisfy ZVS until the VCO pin decreases below 0.85V. The IC will enter Fault Mode and latch the LO and HO gate driver outputs 'low' for tuming the half-bridge off safely before any damage can OCCUT to the MOSFETs.
In order to detect deactivated lamp or failure to strike conditions, the IR2520D performs an additional measurement of the VS pin during the entire on-time of the low-side MOSFET. This voltage at the VS pin during the on-time of LO is given by the low-side MOSFET current, and therefore the output stage current, flowing through khe on-resistance (RDSon) of the low-side MOSFET. However, the over current condition has to be based on a relative measure because the over current threshold has to be independent on the MOSFETs used in the circuit. The IC perfoms an internal ctest factor measurement for detecting excessive dangerous currents or inductor saturation, which can occur during a lamp non-strike fault condition. Performing the crest factor measurement provides a relative current measurement, which cancels temperature andor tolerance variations of the RDSon o f the low-side half-bridge MOSFET. Should the peak current exceed the average current by a factor of 5 times during the on-time of LO, the IC will enter Fault Modc and both gate driver outputs will be latched 'low'.
As a result of the IR2520D features, the circuits using the IR2520D are complete fluorescent ballast solutions offering better reliability and longer lamp life than self oscillating solutions while reducing component count and ballast size.
Iv. LOW POWER FACTOR BALLAST
An electronic ballast for driving 26W compact fluorescent lamps from 220VAC has been designed and tested Table I . 
v. HIGH POWER FACTOR BALLAST
In applications requiring high PF and low THD the circuit can be modified by adding an extemal active power factor correction front-end. This configuration allows for high PF (> 0.9) and low THD (< IO). The resulting circuit is shown in Fig. 9 . The circuit consists of an EM1 filter, an active power factor correction front-end, a ballast control section and a resonant lamp output stage. The active power factor correction section is a boost converter operating in critical conduction, free-running frequency mode. The power factor front end provides regulated bus voltage, generally 400VDC. The ballast control section provides frequency modulation control of the traditional KCL lamp resonant output circuit and is easily adaptable to a wide variety of lamp types. This solution is better than alternative solutions from the performance point of view and can be used up to high power because a regulated and boosted bus voltage allow to limit the current in the HB FETs and maintain a good crest factor also with high load (this cannot be achieved using the following passive PFC configuration) and comply with EN-61000-3-2 also for high power (this is not verified with the low PF configuration.) associated at the minimum bus voltage will be more than the double of the current associated to the maximum bus voltage and the intrinsic crest factor will be higher than 2. This is valid in case of constant frequency. Using a resistor to limit the harmonics increases the crest factor even further because the minimum bus voltage decreases.
VI. PASSIVE POWER FACTOR
To limit the crest factor an additional circuit (R5, R6, 43 and R4) has been used to modulate the frequency of the Half Bridge versus the DC Bus Voltage value. The circuit increases the frequency when the DC bus increases above a threshold, limiting the crest factor of the current. With this configuration one can get THD < 30 %, PF > 0.85, Lamp Current Crest Factor Ipk/Irms (CF) 1.7 with input: 220-240VAC. The idea of the crest factor control method is to avoid constant frequency operation and to use 2 different frequencies: minimum fiequency for minimum bus voltage and an higher frequency for maximum bus voltage. An higher frequency will cause a lower voltage and current on the lamp, decreasing the maximum value the current will reach at the maximum bus voltage. The crest factor control circuit generates 2 different frequencies adding a resistor R6 in parallel to the resistor €3 when the transistor Q3 is on. The new working frequency of the IR2520D will depend on the parallel between R6 and R3 and will be bigger than the frequency determined by R3 alone. The transistor Q3 will turn on when the voltage between base and emitter, which is determined by R5, will exceed the conduction threshold of the transistor 4 3 . Summarizing, when the bus is low the IR2520D will oscillate at the minimum frequency, determined by R3 and when instead the bus voltage exceeds a certain value (determined by R5 and R4), the lR2520D will oscillate at higher ftequency, determined by the parallel of R3 and R6. Fig. 11 shows the bus voltage shape, the lamp current and the lamp voltage. Table 2 shows the BOM Designing with the IR2520D is very simple because it only has 2 control pins: VCO (0-5VDC oscillator voltage input) and FMm (minimum frequency setting). To modify the design for a higher lamp power, you will need to modify RFMM, CVCO, LRES and CRES. Make sure that the FETs and inductors are rated for the current you need with the new lamp and that VCC is stable. To modify the design to a lower lamp power, you will need to decrease RFMIN and, in some cases, to aIso modify CVCO, LRES and CRES. In most cases you can use FETs and inductors with lower current ratings.
Thc FMM pin is connected to ground through a resistor (RFMIN). The value of this resistor programs the minimum frequency (fmin) of the IC and the starting frequency of the IC (about 2.5xfmin). The IR252D will work in run mode at the minimum frequency unless non-ZVS is detected. Generally, to work with constant frequency, the minimum frequency needs to be chosen above the resonant frequency of the low-Q R-C-L circuit. In this case, one can increase the value of MMlN to decrease the frequency and increase the lamp power, or, decrease the value of RFMIN to increase the run frequency and decrease the lamp power.
The VCO pin is connected to ground through a capacitor (CVCO). The value of this capacitor programs the time the frequency needs to ramp down from 2.5 times fmin to fmin. One can increase the capacitor value to increase the preheat time, or, decrease the capacitor value to decrease the preheat time.
The suggested design procedure is as follows: 3) Apply the AC input and check preheat, ignition and run states of the lamp. 
